От: D&R SoC NewsAlert [SoC-NewsAlert@design-reuse.com]
Отправлено: 24 августа 2004 г. 12:54
Кому: Michael Dolinsky
Тема: D&R SoC News Alert - August 24, 2004
DR SoC News Alert
Design And ReuseDesign And ReuseDesign And Reuse
EETimes Network
August 24, 2004    


Welcome to issue of August 24, 2004 of D&R SoC News Alert, our email update to provide you with the latest news and information in the System-On-Chip Community.

SPONSORED BY: TRUE CIRCUITS, INC.

True Circuits, Inc. offers a family of award-winning clock generator, deskew, low-bandwidth and spread-spectrum PLLs and DDR DLLs that spans nearly all performance points and features typically requested by ASIC and FPGA designers.
These high-quality, low-jitter, silicon-proven hard macros are available for immediate delivery in a range of frequencies, multiplication factors, sizes and functions in TSMC, UMC and Chartered processes from 0.25um to 90nm.
Call (650) 691-2500 or visit http://www.truecircuits.com/dr9.

802.11a/b/g MAC from GDA Technologies
802.11g PHY IP Core from SeaSolve Software
700MHz programmable clock-multiplying PLL from ChipIdea Microelectronics
Client AES Core for 802.15 and 802.16 from Elliptic Semiconductor
Programmable Basic I/O on TSMC 130nm (Mobilize Power Management IP) from Virtual Silicon
Wanted IPs :
  • MP3 replacement software/algorithm
  • 155M CDR/CSU
  • Employing general-purpose processors for radio DSP
    FPGA use in software-defined radios
    Hard macros will revolutionize SoC design
    The Importance of Thorough Signal Integrity Analysis - A Signal Integrity Case Study
    Solving AMR Speech Codec Porting Challenges
    Out for bear: CxOs grapple with tech stock collapse
    IP/SOC PRODUCTS
    Synopsys' DesignWare IP Core for PCI Express First to Pass PCI-SIG Compliance Tests
    Mentor Graphics Adds Serial ATA IP with Acquisition of Palmchip Intellectual Property Business
    New Nucleus USB to RS232 Adapter Class Driver Added to Nucleus Product Family
    STRUCTURED ASIC
    Faraday's client - Skymedi produced the world's first MultiMediaCard 4.0 chip using Faraday's 0.18um Structured ASIC Library
    FOUNDRIES
    Tower Semiconductor Announces the Class Action against It, Its Directors and Controlling Shareholders Has Been Dismissed
    Silicon foundry market in flux as market stalls
    UMC First Foundry to Introduce 0.18um 32 Volt High Voltage Process
    BUSINESS
    ARM And Artisan Combine To Deliver System-On-Chip IP Solutions
    Palmchip Launches Semiconductor Company
    Next-gen memory market to reach $66 billion
    Wipro tops offshoring list
    FINANCIAL RESULTS
    Patriot Scientific (PTSC) Releases Year-End Results
    Mosaid Announces First Quarter Results for Fiscal Year 2005
    Synopsys Posts Financial Results for Third Quarter of Fiscal 2004
    LEGAL
    Appeal ruling reportedly goes against Rambus
    Qualcomm drops damages suit against TI
    DEALS
    MIPS Technologies Licenses Pro Series Processor Core to SiNett
    PEOPLE
    Rambus Appoints Sharon Holt Senior Vice President of Worldwide Sales and Marketing
    Silicon Image announces Chief Accountant and planned CFO retirement
    DESIGN SERVICES
    eInfochips to set up Design Center at Pune
    EMBEDDED SYSTEMS
    High-Performance DSP from TI Provides Winning Combination for Telecom, Software Radio and Broadcast Applications
    Lattice Semiconductor Demonstrates Wireless Base Station Interface
    OTHER
    OCP-IP expands its university program

    SPONSORED BY: TEMENTO SYSTEMS

    Temento Systems, innovative provider of test, debug and verify solutions for FPGA and Hardware Platforms now offer two Edition of its DiaLite On-Chip Instrumentation tool. The new HDL Fault Finder IP included into the Power Edge Edition allows accurate monitoring and display of logic events contained into your HDL code. Designers have now the possibility to insert Watchpoints and Breakpoints on the instruments and into the code, and make it run concurrently to the instrumentation.

    Click here to know more about Temento






    IP/SOC 2004
    Grenoble, France
    December 8-9, 2004


    D&R Silicon IP / SoC Catalog :
    The world's largest directory of Silicon IP (Intellectual Property), SoC Configurable Design Platforms and SOPC Products from 200 vendors

    D&R Software IP Catalog :
    A catalog of Hardware dependent Software (HdS) ranging from embedded OS to Communication Stacks and Application Software

    D&R Verification IP Catalog :
    Speed up your verification of protocol-centric designs by finding the specific Verification IP you need (already more than 100 products listed !!!)



    Search for Silicon IP

    Search for Verification IP

    Search for Software IP

    Find an Expert

    Industry Articles

    Latest News

    Tool Demos

    Free IP Cores


    DESIGN AND REUSE S.A.

    Corporate Headquarters:
    12 rue Ampere
    BP 267
    38 016 Grenoble Cedex 1
    FRANCE
    Tel: +33 476 21 31 02
    Fax: +33 476 49 00 52

    US office:
    5600 Mowry School Road
    Suite 180
    Newark, CA 94560
    USA
    Tel: +1 510 656 1445
    Fax: +1 510 656 0995


    REGISTER:
    If this newsletter was forwarded to you by a colleague, you can have it sent directly to you at no cost. To register for D&R SoC News Alert, go to: http://www.us.design-reuse.com/users/signup.php

    UPDATE YOUR PROFILE / UNSUBSCRIBE :
    You are subscribed as dolinsky@gsu.by and you receive this Alert once a week in html format.

    * If you wish to unsubscribe, you can do it there

    * If you need to change the e-mail address at which you receive this newsletter, you can do it there

    * If you need to update your user profile for receiving this letter on another time basis or in another format, you can do it there

    The SoC News Alert can be delivered :
    - Twice a week, once a week or once a month
    - In html or text format

    COMMENTS / SUGGESTIONS / QUESTIONS:
    Anything about the contents of this alert can be directed to : support@design-reuse.com

    PASS IT ON. . .
    Feel free to forward this newsletter to your colleagues.